This paper details the results of a study in which low H content, high deposition rate hot wire (HW) deposited amorphous silicon (a-Si:H) has been incorporated into a substrate solar cell. We find that the treatment of the top surface of the HW i layer while it is being cooled from its high deposition temperature is crucial to device performance. We present data concerning these surface treatments, and we correlate these treatments with Schottky device performance. We also present first generation HW n-i-p solar cell efficiency data, where a glow discharge (GD) pc-Si(p) layer was added to complete the partial devices. No light trapping layer was used to increase the device Jsc. Our preliminary investigations have ielded efficiencies of up to degrade less than 10% after a 900 h AM1 light soak. We suggest avenues for further improvement of our devices.
INTRODUCTION
6.8% for a cell with a 4000 1 thick HW i-layer, which This paper describes recent device results obtained using the hot wire (HW) deposition technique. Using this technique we previously found, by raising the substrate temperature (Ts) to values higher than that used to deposit GD a-Si:H films commonly used in cells and modules, that device quality a-Si:H could be deposited for the first time with bonded H contents as little as 1 at. % [1, 2] . We also observed that the saturated defect densities of these high Ts, low H content films, as measured by the constant photocurrent (CPM) technique, were significantly lower than has been previously reported [3, 4] . These HW a-Si:H films were deposited at deposition rates between 4-8 ksec. Thus, we have undertaken to incorporate this HW a-Si:H material into a solar cell. We originally attempted to incorporate a HW i-layer into a superstrate p-i-n solar cell [5] , but we were unable to reach the high Ts needed to deposit the low H content a-Si:H material which has exhibited a reduced Staebler-Wronski effect. This paper details prelimhaw results obtained using the SS/n-i-p/lTO substrate cell approach. To explore incorporation of a high Ts HW i-layer into a substrate solar cell, we first examine the Schottky barrier structure, because this structure must be optimized in any case to optimize an n-i-p solar cell [6] . Then, results on our first generation n-i-p HW "hybrid cells, deposited with HW n-and i-layers and GD pc-Si(p) layers, will be described.
EXPERIMENTAL
The HW films and devices were deposited in a non-load-locked, single chamber apparatus using deposition conditions described elsewhere [1, 2, 7] . The polished SS substrates were supplied to us by United Solar. No texturing (light trapping) layers were used in this feasibility study. The n-layers were either deposited by GD or HW. In the former case, the GD n-layers were cooled and then transferred at room temperature in air to the HW chamber, where they were heated to the Ts (360"-400°C) of the HW i-layer. Nominally, these GD n-layers sat at the elevated temperatures for 1 h before the HW ilayer deposition to insure substrate temperature uniformity and adequate chamber outgassing. When the n-and ilayers were deposited by HW in the same chamber, a purging procedure was used to attempt to minimize dopant contamination of the i-layer. After the HW i-layer deposition, the partial device was cooled, and was finished by either a Pd top contact, or in the case of the completed devices, a pc-Si(p)/lTO combination. In the latter case, the partial devices were sent to United Solar for completion. All i-layer thicknesses were typically 4000-4500 A, with the deposition rates for all HW films -8 A/s.
For the completed devices, the light soaking was done under 100 mW/cm2 ELH light at -4O"C, and I-V measurements were done using an XT-10 simulator and a 4 probe geometry.
RESULTS
In our initial Schottky barrier study, we used GD n-layers for all devices, with an n-layer Ts of -375°C. This elevated temperature was used to roughly match the HW i-layer Ts that we commonly used. To illustrate our expertise in the Schottky device area using a well established technology, we first made a 4000 A thick, all-GD Schottky device, using 100% silane and a substrate temperature of 250°C for the i-layer, and demonstrated that we could obtain device parameters similar to those reported elsewhere [8] . These results are shown in Table  1 . Next, we deliberately introduced a room temperature air break in the middle of the GD i-layer deposition and found (FF=0.61) that this air break was not crucial to device performance, suggesting that the GD i-layer, when exposed to air at room temperature for short times, is not very reactive. We deposited this device structure to test the feasibility of transferring i-layers in a device between different deposition systems which are not connected with a load lock. In this device, the Ts of the GD i-layer deposited after the air break was raised to 350°C to roughly mimic the Ts that would be needed for the HW Schottky devices. Then, on successive depositions, we progressively substituted the (high Ts) HW i-layer for the GD i-layer, while keeping the total device thickness the same. As can be seen, when either a thin or thick HW ilayer is substituted for the GD i-layer, the device FF under Table 1 . Schottky barrier FF under white 1igh.t illumination as a HW deposited i-layer is p~ogressively substituted for the GD i-layer. Everything else in the device (type of n-layer, air break at n/i interface, total i-layer thickness) is kept the same.
white light illumination drops from >0.60 to -0.52 and is in depend en^ of the thickness of the HW i-layer [9] .
The constancy of the FF when HW i-layers of different thicknesses were progressively substituted for GD i-layers suggested that the Schottky device performance was not limited by the transport properties of the (different) i-layers, but rather by some inferior interface layer. Therefore, we decided first to vary the surface treatment of the HW i-layer as we cooled it from its high Ts and to correlate these surface treatments with device performance. In other words, we wanted to investigate the deposition procedure used to fabricate the i/Pd interface. In this investigation, HW n-layers were used for all the devices. A partial summary of these results is shown in Table 2 . As can be seen, stopping the HW i-layer growth completely and cooling the SS/n-i structure in vacuum produces a device with a very low FF, while various surface treatments during cooling yield a significant FF improvement. Fig. 1 shows SIMS H profile measurements on two selected devices with widely varying surface treatments. As can be seen, without any special procedures (i.e., stopping the HW growth and cooling in vacuum), a significant amount of H diffuses out of the sample during cooling, particularly near the surface, producing a device with a very poor (white light) FF (0.27), while a surface treatment designed to address this problem adds H to the surface and produces a device with a significantly higher FF (0.60). Our best HW results to date for our low H content, high Ts, high deposition rate HW material yield a FF of 0.65 and a Voc of 0.54. These device parameters compare favorably to those for our best GD devices deposited in the same deposition reactor, which have a white light FF of 0.63 and a Voc of 0.51. Again, no hydrogen dilution was used for the GD i-layer deposition.
We now report on the device performance, including the results of light soaking measu~ements, of our first generation n-i-p HW "hybrid" devices, which were made in collaboration with United Solar. In these devices, the n-and i-layers were both deposited by HW in the same chamber, since in our initial study no significant difference was found in devices fabricated with either GD or HW nlayers [lo] . Based on published results, a state-of-the-art GD SS/n-i-p/lTO device with a OOOA i-layer and no light trapping would have an initial efficiency of -7.8 Yo and would degrade after 600 h light soaking under one sun by -16%, to an efficiency of -6.5% [I 11. Note that changes (reduction) in all three I-V parameters were reported when this GD test device was light soaked. These results have been corroborated at NREL, using our XT-10 Simulator, on a standard United Solar device kindly sent to NREL for ananysis. Table 3 shows the I-V results for a typical HW device, both in its initial state, and after having been light soaked for 887 h. The range in Jsc is representative of the spread in the 11 (out of 12) active devices which were measured.
The primary change in the I-V parameters, measured after the light soaking, is seen to be in the FF. The VOC changed minimally over the course of the light soaking, and we observed no measurable decrease in the device Jsc. As a consequence, the overall device efficiency degraded by -10%. Other HW "hybrid" devices fabricated by the same procedure degraded by a similar amount. This degradation compares quite favorably to changes reported in GD n-i-p devices containing i-layers of similar thickness [ll] .
the GD and HW "hybrid" devices are in the values of the VOC (0.94 vs. 0.88 V) and the white light FF (0.66 vs. 0.605). Addressing first the issue of the differences in The major differences in the initial state be Table 2 . Typical FF values of HW deposited devices as a function of i-layer surface treatment while the complete device is cooled from its high Ts. The i-layer thickness of all devices is -4000 A. VOC, we suggest that the lower VOC for the HW "hybrid" device is due primarily to the lower Tauc's bandgap of the high Ts HW i-layers (1.65-1.70 eV), compared with devices using GD i-layers deposited with hydrogen dilution (> 1.70 eV) . Indeed, the VOC of a second HW "hybrid device, with the HW i-layer deposited at a lower Ts (280°C) and thus exhibiting a higher bandgap, exhibits a similarly high VOC (0.93 V). Therefore, we suggest that the feasibility of depositing a pc-Si(p) layer on a high Ts HW a-Si:H i-layer has been successfully demonstrated, as seen by the high VOC of our "hybrid" device. We now address possible reasons for the low white light FF of the HW "hybrid" device compared to its GD counterpart, when both are measured in their initial states. We note in passing that, in addition to the low initial white light FF's observed, both Quantum Efficiency (QE) and high illumination intensity red light FF measurements (using lenses and a > 610 nm bandpass filter) suggest problems with the red response as well. We believe that several indicators point to the need to reexamine the fabrication of the device n/i interface, rather than being concerned about and probing the quality of the HW i-layer in the device itself. First, if the low FF's in our devices are due to (uniformly) high HW i-layer defect densities, then thinner Schottky devices should have higher FF's, and we do not observe this within the i-layer thickness range 2000-8000 A. Further, we fabricated a HW Schottky device with an i-layer thickness of 1.5 p. Using a bandpass filter (600 nm), we measured the red light FF in this device. The value we observed (0.54) is much higher than that predicted (< 0.48) using AMPS modeling and standard AMPS parameters 1121; the only way to explain this high value for such a thick device is to assume a low bulk defect density (< 1 x 10l6 ~m -~) and a narrower valence bandtail (39 mV). Note that this modeling prediction is consistent with the enhanced hole mobilities recently reported in our (thick) low H content HW devices by time of flight measurements [13].
Second, SIMS P depth profiles of representative devices, in which the HW n-and i-layers were (again) deposited consecutively in the same chamber, show consistent tailing of the dopant into the i-layer. A representative profile is shown in Fig. 2 . We observed that wide variations in our gas purging procedure, ranging from a weekend pump to a 5 min purge between deposition of the HW n-and HW i-layers, made little difference in either the SlMS P profiles or the device FF's. We now believe that we had inadequate "burial" of the P on the chamber walls before we deposited the i-layer, due primarily to the geometry of the shutter used for device fabrication. We are now redesigning our next generation HW reactor to address this problem. Finally, we acknowledge the use of H dilution to deposit the i-layer in GD SSh-i-p device fabrication [l 11, and note that such dilution seems necessary only to fabricate the n/i interface, and need not be used throughout the GD i-layer [14] . In particular, an increase in the low light intensity red FF from 0.63 to -0.70 has been achieved in a 4000 A thick GD Schottky device by Table 3 . Light soaking data for a typical SS/n(HW)-i(HW)-pc-Si(p)(GD)/lTO device. No measuring mask was used to define the area, and thus determine the sample Jsc. depositing 200 A of H diluted a-Si:H at the n/i interface, with the rest of the i-layer deposited using 100% silane. We are currently exploring the possibilities of using H dilution with the HW deposition, and also of using a GD n/i structure, with the thin, initial GD i-layer deposited using H dilution and the rest of the i-layer deposited by HW using our standard conditions. We present device performance data, including the results of light soaking, on our first generation HW "hybrid" SS/n-i-p/lTO solar cells, where the n-and the ilayers were deposited by HW and the pc-Si(p) layer by GD. No light trapping layers were used in this initial feasibility study. We show that we can fabricate high efficiency substrate solar cells, where the n-and i-layers are deposited by HW at high substrate temperatures and at high deposition rates. A major consideration in obtaining the reported solar cell efficiencies is the procedure used to treat the top surface of the HW i-layer while it is cooling from its high deposition temperature. When this is taken into account, initial solar cell efficiencies as high as 6.8% can be achieved, and the amount of device degradation compares quite favorably with published reports of GD cells with similar i-layer thicknesses. Finally, we discuss research avenues in device fabrication which, in our opinion, will result in further improvements in HW "hybrid" devices.
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